

This product is obsolete.

This information is available for your convenience only.

For more information on Zarlink's obsolete products and replacement product lists, please visit

http://products.zarlink.com/obsolete\_products/



# Dual 90MHz 6-Bit Analog to Digital Converter with VCO Preliminary Information

DS4070 - 1.6 May 1996

The VP216 is a dual 90MHz 6-bit Analog to Digital Converter designed for use in consumer satellite receivers and decoders, video systems, multimedia and communications applications.

Operating from a single +5V supply, the VP216 includes an on-chip high bandwidth ADC driver amplifier, a 6-bit ADC, VCO or Ext. clock interface. The VP216 also has the necessary bias voltages for the reference resistor chain in the 'flash' architecture of the ADC.

#### **FEATURES**

- 90MHz Conversion Rate
- VCO or Ext. Clock Interface
- High Bandwidth ADC Driver Amplifier
- Internal ADC Reference
- TTL Data Outputs
- Single 5 Volt Supply
- Dual ADC System for good channel matching

#### **APPLICATIONS**

- Satellite Decoders
- Multimedia
- Communications

# **ORDERING INFORMATION**

VP216A CG HP1S (Commercial - 44 pin PLCC)




Fig.1 Pin connections - top view




Fig.2 System block diagram

# **VP216**

# **ABSOLUTE MAXIMUM RATINGS**

DC supply voltage (V <sub>CC</sub> )	-0.3 to +7V
Analog input voltage (AIN)	-0.3 to V <sub>CC</sub> +0.3V
Digital inputs (CLKSEL, MSBSEL)	V <sub>CC</sub>
Digital output current (loh, lol, lsc)	-20 to +20mÅ
Ambient operating temperature (Tamb	) 0°C to +70°C
Storage temperature (Tstorage)	-55°C to +125°C

#### **THERMAL CHARACTERISTICS**

THERMAL RESISTANCES	
Junction to case( jc)	19°C/W
Junction to ambient( jA)	55°C/W

ELECTRICAL CHARACTERISTICS Test conditions (unless otherwise stated) Tamb = 25°C, AV<sub>CC</sub> = DV<sub>CC</sub> = +5V, full temperature range = 0°C to +70°C DC CHARACTERISTICS All specifications apply to either of the two ADCs

Characteristic	Symbol	Temp.	Test Level	Min.	Value Typ.	Max.	Units	Conditions
Resolution	-	-	-	6	-	-	Bits	
Static performance								
Differential non-linearity	DNL	+25°C	4	-	-	±0.5	LSB	
		Full	4	-	_	±0.5	LSB	
Integral non-linearity	INL	+25°C	4	-	-	±0.5	LSB	
		Full	4	-	_	±0.5	LSB	
Missing codes		Full	4		Guaranteed			
Power supply								
Analog supply voltage	AV <sub>CC</sub>	Full	4	4.75	5.0	5.25	V	
Digital supply voltage	DV <sub>CC</sub>	Full	4	4.75	5.0	5.25	v	
Analog supply current	Alcc	+25°C	1	60	72	85	mA	
Analog supply current	AICC	Full	4	-	-	-	mA	
Digital supply current	DI <sub>CC</sub>	+25°C	1	15	23	30	mA	
Digital supply current	DICC	Full	4	15	23	- 50	mA	
Dower dissinction	Р	+25°C	4	-	-			
Power dissipation	P	Full	4	375	475	575 -	mW mW	
Analog input								
Input range	V <sub>in</sub>	Full	5	_	1.0	_	V	Pk to Pk
Input resistance	vin R <sub>in</sub>	+25°C	1	4.5k	5.75k	7.5k	v	TRUTR
Input capacitance		+25°C +25°C	5	4.JK	3.0	7.5K -	pF	
Gain matching	C <sub>in</sub>	+25°C +25°C	1	-	- 3.0	0.25	dB	
	A <sub>VH</sub>	+25°C +25°C	4	-		0.25		
Input -3dB bandwidth	F3dB			-	200	-	MHz	
Ain input voltage	Aindc	+25°C	1	3.6	3.85	4.1	V	
Comp output	Vcomp	+25°C	1	1.6	1.8	2.0	V	
CLKIN								
Input voltage high	V <sub>ih</sub>	+25°C	1	2.0	-	-	V	
		Full	4	-	-	-	V	
Input voltage low	V <sub>il</sub>	+25°C	1	-	-	0.8	V	
		Full	4	-	-	-	V	
Input current high	l <sub>ih</sub>	+25°C	1	-	-	1	μA	DV <sub>CC</sub> = 5.25V
		Full	4	-	-	-		$V_{in} = 2.7V$
Input current low	l <sub>il</sub>	+25°C	1	-0.2	_	-0.5	mA	DV <sub>CC</sub> = 5.25V
input ourient low	'11	Full	4	-	-	-	110.0	$V_{in} = 0.4V$
TTL digital outputs								
	V	12500	4	24		20	V	$D_{1} = 475_{1}$
Output voltage high	V <sub>oh</sub>	+25°C	1	2.4	-	3.0	V	$DV_{CC} = 4.75V$
		Full	4	-	-	-	V	$I_{oh} = -400 \mu A$
Output voltage low	V <sub>ol</sub>	+25°C	1	-	-	0.4	V	$DV_{CC} = 4.75V$
		Full	4	-	-	-	V	I <sub>ol</sub> = 1mA
Output current high	I <sub>oh</sub>	+25°C	1	-	-	-400	μA	$DV_{CC} = 4.75V$
	011	Full	4	-	-	-	· -	
Output current low	I <sub>ol</sub>	+25°C	1	-	-	1	mA	$DV_{CC} = 4.75V$
	.01	Full	4	-	_		-	
		i uli	+	-	-	-	-	

### **DC CHARACTERISTICS (cont.)**

Characteristic	Symbol	Temp.	Test Level	Min.	Value Typ.	Max.	Units	Conditions
CLKSEL								
Input voltage high	V <sub>ih</sub>	+25°C	1	2.0	-	-	V	
		Full	4	-	-	-	V	
Input voltage low	V <sub>il</sub>	+25°C	1	-	-	0.8	V	
		Full	4	-	-	-	V	
Input current high	l <sub>ih</sub>	+25°C	1	-	-	1.0	μA	DV <sub>CC</sub> = 5.25V
		Full	4	-	-	-		$V_{ih} = 2.7V$
Input current low	l <sub>il</sub>	+25°C	1	-50	-100	-150	μA	$DV_{CC} = 5.25V$
		Full	4	-	-	-		$V_{il} = 0.4V$
VCO								
Input capacitance	C <sub>tank</sub>	+25°C	5	-	2.0	-	pF	
Bias voltage	V <sub>bias</sub>	+25°C	1	1.4	1.6	1.8	V	
AGC voltage	V <sub>agc</sub>	+25°C	1	1.3	1.65	1.7	V	
Reference voltage								
REF 2.5	VRB	+25°C	1	2.374	2.525	2.677	V	ר <b>ו</b>
REF 3.0	VRM	+25°C	1	2.848	3.03	3.212	V	ho load
REF 3.5	VRT	+25°C	1	3.323	3.55	3.747	V	ر <sub>ا</sub>

#### **AC CHARACTERISTICS**

Characteristic	Symbol	Temp.	Test Level	Min.	Value Typ.	Max.	Units	Conditions
Switching performance								
Clock high pulse width	T <sub>pw</sub> 1	+25°C	4	30	50	70	%	Cload=10pF
Clock low pulse width	T <sub>pw</sub> 0	+25°C	4	30	50	70	%	Cload=10pF
Max. conversion rate	F <sub>max</sub>	+25°C	1	90	-	-	MHz	
Data setup time	T <sub>su</sub>	Full	4	8	10	-	ns	
Data hold time	Th	Full	4	2	4	-	ns	
Aperture delay	T <sub>ad</sub>	+25°C	4	2	3	4	ns	
Aperture delay matching	T <sub>ad</sub>	+25°C	4	-	0.2	0.5	ns	
Aperture jitter	T <sub>aj</sub>	+25°C	4	10	25	50	ps rms	
Dynamic performance								
Differential non-linearity	DNL	+25°C	1	-0.95	-	+1.2	LSB	A <sub>IN</sub> =15MHz
Integral non-linearity	INL	+25°C	1	-	-	±1	LSB	A <sub>IN</sub> =15MHz
Signal to noise ratio	SNR	+25°C	1	31.8	-	-	dB	
Total harmonic distortion	THD	+25°C	4	40	-	-	dBc	
Effective No. of bits	ENOB	+25°C	1	5.0	5.5	-	bits	A <sub>IN</sub> =15MHz
Crosstalk rejection	CTR	+25°C	5	-	50	-	dBc	
Input offset	V <sub>os</sub>	+25°C	1	-	±0.5	±1	LSB	A <sub>IN</sub> =15MHz
Error rate	BER	+25°C	5	-	10e <sup>-8</sup>	-		

NOTES

1. An input voltage of 0.0 volts ±0.5 LSB should nominally correspond to the '011111' to '100000'B transition edge.

# **TEST LEVELS**

Level 1 - 100% production tested.

- Level 2 100% production tested at 25°C and sample tested at specified temperatures.
- Level 3 Sample tested only.
- Level 4 Parameter is guaranteed by design and characterisation testing.
- Level 5 Parameter is typical value only.

# VP216

# PIN DESCRIPTIONS - 44 Pin J-lead PLCC package

Pin	Name	Description	
1	AV <sub>CC</sub> 1	Analog voltage supply for the 6-bit ADCs	
2	AV <sub>CC</sub> 1	Analog voltage supply for the 6-bit ADCs	
3	AGND1	Analog ground	
4	AGND1	Analog ground	
5	AGND1	Analog ground	
6	VRT	3.5V reference voltage - ladder top	
7	VRM	Reference voltage - ladder middle	
8	VRB	2.5V reference voltage - ladder bottom	
9	AV <sub>CC</sub> 2	Analog voltage supply for the reference bias circuits	
10	AGND2	Analog ground	
11	COMP-I	Capacitor compensation - I channel	
12	AIN-I	Analog signal input - I channel	
13	AGND3	Analog ground for the I channel buffer amplifier	
14	AV <sub>CC</sub> 3	Analog voltage supply for the I channel buffer amplifier	
15	COMP-Q	Capacitor compensation - Q channel	
16	AIN-Q	Analog signal input - Q channel	
17	AGND4	Analog ground	
18	AV <sub>CC</sub> 4	Analog voltage supply for the Q channel buffer amplifier	
19	AGC	AGC control voltage	
20	BIAS	Input bias voltage	
21	TANK	Tank circuit connection	
22	CLKSEL	Clock select - VCO or external clock	
23	AV <sub>CC</sub> 5	Analog voltage supply for the VCO	
24	AGND5	Analog ground	
25	CLKIN	Clock input positive	
26	N.C.	Not connected	
27	CLKOUT	Clock output positive	
28	N.C.	Not connected	
29	DQ0	Digital TTL output - LSB -Q channel	
30	DQ1		
31	DQ2		
32	DQ3		
33	DQ3 DQ4		
33 34	DQ4 DQ5	Digital TTL output - MSB - Q channel	
34 35	DGS	Digital ground	
36	DGND	Digital voltage supply	
30	DV <sub>CC</sub>	Digital TTL output - LSB - I channel	
37 38	DI0 DI1		
38 39	DI1 DI2		
39 40	DI2 DI3		
	DI3 DI4		
41	DI4 DI5	Digital TTL output MSP Labornal	
42		Digital TTL output - MSB - I channel Not connected	
43	N.C.		
44	N.C.	Not connected	

Table 1: Pin descriptions

#### **Device Description**

The VP216 is a dual 90MHz 6-bit ADC system, (see Fig.2). Included on chip is a high bandwidth ADC driver amplifier, a 6-bit analog to digital converter, latches and TTL data outputs. The VP216 also has the necessary bias voltages for the reference resistor chain in the 'flash' architecture of the ADC and has an optional VCO or external oscillator interface.

#### Analog Input

The analog inputs, (AIN\_I,Q) are A.C. coupled into the non-inverting ADC driver amplifiers, which provide the necessary bandwidth, gain, offset and low impedance required to drive the ADC. The amplifier has been designed so that an input of 0 volts will produce an output level equal to the voltage present at the middle of the ADC resistor chain, (VRM = 3V typ.). This is achieved by an internal feedback loop within each amplifier which compares the amplifier output with VRM, (see Fig.3). This voltage will produce a transition binary code of 011111 to 100000 at the output of the ADC.




Fig.3 DC offset internal feedback loop.

#### **Reference Voltage**

An on chip band gap voltage reference circuit combined with two op-amps provides all the necessary bias voltages for the ADC reference resistor chain, (VRB), (VRM) and (VRT). VRB, VRM and VRT have been brought out to pins 8, 7 and 6 respectively and should be decoupled with 100nF capacitors close to the package pins.

#### **Digital Interface**

The TTL data output pins, (DI0-DI5) and (DQ0-DQ5) have been optimized to interface with devices in close proximity to the VP216 and are designed to provide satisfactory logic levels at speeds up to 90MHz into a fanout of one and a total load capacitance of 10pF. All data outputs should have approximately equivalent loading to ensure proper setup and hold timing. For capacitive loads in excess of 10pF, output buffers are recommended.

#### **Clock Interface**

The VP216 clock interface allows the ADC to be clocked in a number of ways. With the CLKSEL pin tied low the on chip VCO is selected. With the CLKSEL pin tied high the external TTL clock input is selected.

CLKSEL	Clock Source
1	External Clock
0	VCO
Tab	10.0

Table 2

The clock signal to the ADC synchronizes the sampling, conversion and output stages of the device as shown in the timing diagram (see Fig.4). The output of the ADC driver amp is sampled when the comparator array is latched after a rising edge of the input clock. Latched data is then presented to the TTL data outputs and latched on the falling edge of the input clock. The clock interface also provides a TTL clock output on pin 27. This output is limited to driving capacitive loads of 10pF. Output buffers are recommended for loads in excess of 10pF.

	Input Voltage			
Code	1 Volt Full Scale 16mV = 1LSB	Binary		
00	Least +Ve Valid Input	000000		
01	•	000001		
•	•	•		
31	•	011111		
32	•	100000		
33	•	100001		
•	•	•		
62	•	111110		
63	Most +Ve Valid Input	111111		

Table 3: Output coding




Fig.4 System timing diagram

#### **ELECTRICAL CHARACTERISTICS DEFINITIONS**

#### **Analog Bandwidth**

The analog input frequency at which the spectral power of the fundamental frequency, as determined by FFT analysis is reduced by 3dB.

#### **Aperture Delay**

The delay between the rising edge of the 90MHz clock signal and the instant the analog input signal is sampled.

#### **Aperture Jitter**

The sample to sample variation in aperture delay.

#### Bit Error Rate (BER)

The number of spurious code errors produced for any given input sinewave frequency at a given clock frequency. In this case it is the number of codes occurring outside the histogram cusp for a 1/2 FS sinewave.

#### Data Outputs, Set-up and Hold Time

Data output timings are measured from 2.4V and 0.4V to the 1.4V threshold on the rising edge of the output clock.

#### **Differential Non-linearity**

The deviation in any code width from an ideal 1 LSB step.

#### Effective Number of Bits (ENOB)

This is a measure of a device's dynamic performance and may be obtained from the SNR or from a sine wave curve test fit according to the following expressions:

ENOB = SNR-1.76/6.02 or

ENOB = N-log2[rms error (actual)/rms error (ideal)]

where N is the conversion resolution and the actual rms error is the deviation from an ideal sine wave, calculated from the converter outputs with a sine wave input.

#### Integral Non-linearity (INL)

The deviation of the centre of each code from a reference line which has been determined by a least squares curve fit.

#### Signal-to-Noise Ratio (SNR)

The ratio of the rms signal amplitude to the rms value of 'noise' which is defined as the sum of all other spectral components, including the harmonics, but excluding D.C. with a full-scale analog input signal.



# For more information about all Zarlink products visit our Web Site at

# www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE